		Ne	
	Application No.	Applicant(s)	
	09/838,395	CALVIGNAC ET AL.	
Notice of Allowability	Examiner	Art Unit	
	John Pezzlo	2662	·
The MAILING DATE of this communication appearance All claims being allowable, PROSECUTION ON THE MERITS IS therewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIPORT OF THE OF	(OR REMAINS) CLOSED in this ap or other appropriate communication IGHTS. This application is subject to	plication. If not included will be mailed in due co	i ourse. <b>THIS</b>
1. X This communication is responsive to application filed 19 Ap	<u>pril 2001</u> .		
2. 🔀 The allowed claim(s) is/are <u>1-9</u> .			
3. $igotimes$ The drawings filed on <u>19 April 2001</u> are accepted by the Ex	xaminer.		
4. Acknowledgment is made of a claim for foreign priority unall All b) Some* c) None of the:  1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.  5. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give 6. CORRECTED DRAWINGS (as "replacement sheets") must (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date  (b) including changes required by the attached Examiner's Paper No./Mail Date  Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the deposit of the proper included in the deposit of the priority documents in the priority documents have a priority document in the priority documents have a priority do	e been received. e been received in Application No cuments have been received in this  of this communication to file a reply IENT of this application.  itted. Note the attached EXAMINER es reason(s) why the oath or declara at be submitted. son's Patent Drawing Review (PTO s Amendment / Comment or in the Comment or in the Comment of BIOLOGICAL MATERIAL residence in the BIOLOGICAL MATERIAL residence in the design of the second o	complying with the requests AMENDMENT or NO ation is deficient.  -948) attached  Office action of a long in the front (not the begin of the submitted. No	irements TICE OF
Attachment(s)  1. ☑ Notice of References Cited (PTO-892)  2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 6 August 2003  4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. ⊠ Examiner's Statements 9. □ Other	(PTO-413), te ment/Comment	,

U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04)

## **DETAILED ACTION**

## Allowable Subject Matter

Claims 1-9 are allowable over the prior art of record.

## Reasons for Allowance

The following is an examiner's statement of reasons for allowance: Applicants have claimed the following uniquely distinct features in the instant invention, which are not found in the prior art, either singularly or in combination.

- 1. Regarding claim 1 A device including: a Network Processor Complex Chip including a plurality of co-processors executing programs that forward frames or hardware assist functions that performs operations like table searches, policing and counting, a Data Flow Chip operatively coupled to the Network Processor Complex Chip, said Data Flow Chip including at least one port to receive/transmit data and circuit arrangement that sets the at least one port into switch mode and/or line mode, and a Scheduler Chip operatively coupled to the Data Flow Chip, said Scheduler Chip scheduling frames to meet predetermined Quality of Service commitments.
- Regarding claim 3 A device including: an ingress section and an egress section symmetrically arranged, said ingress section and said egress section each including
   Network Processor Complex Chip having a plurality of co-processors programmed to

Art Unit: 2662

execute code that forwards network traffic, a Data Flow Chip operatively coupled to the Network Processor Complex Chip, said Data Flow Chip having at least one port and circuitry to configure said port into a switch mode or a line mode, and a Scheduler Chip operatively coupled to said Data Flow Chip, said Scheduler Chip including circuits that schedule frames to meet predetermined Quality of Service commitments.

- 3. Regarding claim 4 A device including: an ingress section, an egress section symmetrically arranged to said ingress section wherein said ingress section includes a First Data Flow Chip having at least a first input port and a first output port, a First Network Processor Complex Chip operatively coupled to said Data Flow Chip, a First Scheduler Chip operatively coupled to said Data Flow Chip, and said egress section including a second Data Flow Chip having at least a second output and a second input, a second Network Processor Chip operatively coupled to said Second Data Flow Chip, a second Scheduler Chip operatively coupled to the Second Data Flow Chip, and communication media that wraps the Second Data Flow Chip to the First Data Flow Chip.
- 4. Regarding claim 7 A device including: an ingress section, and an egress section symmetrically arranged to said ingress section wherein said ingress section includes a First Data Flow Chip having at least a first input port and a first Output port; a First Network Processor Chip operatively coupled to said Data Flow Chip, a First Scheduler Chip operatively coupled to said Data Flow Chip, and said egress section including a second Data Flow Chip having at least a second Output port and a second input port, a

Art Unit: 2662

second Network Processor Chip operatively coupled to said Second Data Flow Chip, a second Scheduler Chip operatively coupled to the Second Data Flow Chip, communication media that wraps the Second Data Flow Chip to the First Data Flow Chip, a first interface operatively coupled to the first output port and the second input port, and a second interface operatively coupling the first input port and the second output Port.

- 5. Regarding claim 8 A network device including: a switch fabric and a plurality of Network Processors connected in parallel to said switch fabric wherein each of the Network Processors including an ingress section, an egress section symmetrically arranged to said ingress section wherein said ingress section including a First Data Flow Chip having at least a first input port and a first output port; a First Network Processor Complex Chip operatively coupled to said first Data Flow Chip, a First Scheduler Chip operatively coupled to said Data Flow Chip, and said egress section including a second Data Flow Chip having at least a second output port and a second input port a second Network Processor Chip operatively coupled to said Second Data Flow Chip, a second Scheduler Chip operatively coupled to the Second Data Flow Chip, communication media that wraps the Second Data Flow Chip to the First Data Flow Chip, a first interface operatively coupled to the first output port and the second input port and a second interface operatively coupling the first input port and the second output port.
- 6. Regarding claim 9 A Network Processor including: a Network Processor

  Complex Chip having a plurality of co-processors, a memory operatively connected to

Application/Control Number: 09/838,395

Art Unit: 2662

said Network Processor, and a Data Flow Chip operatively coupled to said Network Processor Chip, said Data Flow Chip including at least an output port, an input port, and control mechanism that sets at least the input port or the output port into a switch mode or a line mode.

The closest prior art either singularly or in combination, fail to anticipate or render the above limitations obvious.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

Claims 1-9 being allowable, **Prosecution On The Merits Is Closed** in this application.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- 1. Barker et al. (US 6,766,381 B1) discloses a VLSI network processor and methods.
- 2. Wilford et al. (US 6,687,247 B1) discloses an architecture for high speed class of service enabled linecard.

Application/Control Number: 09/838,395 Page 6

Art Unit: 2662

3. Viswanadham et al. (^,424,659 B2) discloses a multi-layer switching apparatus

and method.

4. Tirabassi et al. (US 6,400,925 B1) discloses a packet switch control with layered

software.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to John Pezzlo whose telephone number is (571) 272-3090.

The examiner can normally be reached on Monday to Friday from 8:30 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Hassan Kizou, can be reached on (571) 272-3088. The fax phone number for

the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (571) 272-

2600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C.

or faxed to:

(703) 872-9306

For informal or draft communications, please label "PROPOSED" or "DRAFT"

Hand delivered responses should be brought to:

Jefferson Building

500 Dulany Street

Art Unit: 2662

Alexandria, VA.

John Pezzlo

18 February 2005

JOHN PEZZLO PRIMARY EXAMINER